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Abstract
Analog-to-digital converters (ADCs) with high conversion frequency, often
based on pipelined architectures, are used for measuring instruments, wire-
less communication and video applications. Successive approximation regis-
ter (SAR) converters offer a compact and power efficient alternative but the
conversion speed is typically designed for lower frequencies. In this thesis
a low-power 12-bit 200 MSps SAR ADC based on charge redistribution was
designed for a 28 nm CMOS technology.
The proposed design uses an efficient SAR algorithm (merged capacitor
switching procedure) to reduce power consumption due to capacitor charging
by 88 % compared to a conventional design, as well as reducing the total
capacitor area by half. Sampling switches were bootstrapped for increased
linearity compared to simple transmission gates. Another feature of the low
power design is a fully-dynamic comparator which does not require a pre-
amplifier.
Pre-layout simulations of the SAR ADC with 800 MHz input frequency
shows an SNDR of 64.8 dB, corresponding to an ENOB of 10.5, and an SFDR
of 75.3 dB. The total power consumption is 1.77 mW with an estimated value
of 500 µW for the unimplemented digital logic. Calculation of the Schreier
figure-of-merit was done with an input signal at the Nyquist frequency. The
simulated SNDR, SFDR and power equals 69.5 dB, 77.3 dB and 1.9 mW
respectively, corresponding to a figure-of merit of 176.6 dB.
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Introduction
Analog-to-digital converters (ADCs) with high sampling rate and medium res-
olution are important building blocks in instrumentation (oscilloscopes, spec-
trum analyzers, medical imaging), video applications and wireless communi-
cation where pipelined ADCs often are used [1]. One major disadvantage of
the pipelined architecture is the static power consumption from amplifiers be-
tween the converter stages. Successive approximation register (SAR) ADC
architectures offer a compact and power efficient alternative but are generally
designed for lower frequencies, as shown in figure 0.1.
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Figure 0.1: Overview of common ADC types [1].
1
2 Introduction
In this master thesis project a 12-bit SAR ADC based on switched capac-
itor technology is proposed. It is designed using a 28 nm CMOS technology
provided by STMicroelectronics. The SAR ADC is to operate at a conversion
speed up to 200 MSps while maintaining a low power consumption. To achieve
this an alternative switching procedure is used in which the power dissipation
due to the repeated charging and discharging of capacitors is reduced by an
order of magnitude.
The chapters are organized in the following way:
• ADC theory relevant for the design is discussed.
• Available tools and design requirements are presented.
• A high-level model of a 12-bit SAR ADC is implemented using ideal
sub-blocks. This model is then used to confirm the requirements on the
different sub-blocks.
• The SAR ADC is implemented using the process design kit (PDK) sup-
plied by STM. To be able to fulfill the performance requirements the
SAR ADC is further improved by altering the design.
• The functionality and performance of the final design are verified. Sim-
ulations are made to test the ADC robustness to PVT (process, voltage
and temperature) variations.
• Discussion regarding the impact of design choices are made followed by
a brief review of future work.
• Finally the thesis is concluded based on the discussions and measure-
ments presented throughout the report.
Chapter1
Theory
1.1 Fundamental concepts of analog-to-digital converters
This chapter introduces theory of fundamental data converter concepts. Dif-
ferent sources of noise are discussed and central performance metrics are de-
fined. In the second part of the chapter, essential theory related to SAR ADCs
is described. The conversion algorithm and sub-blocks of a SAR ADC are in-
troduced. Different switching methods and the relationship between capacitor
mismatch and resolution are also described.
1.1.1 Noise
Random deviations from an ideal signal are characterized as noise. If the noise
contribution relative to the signal is too large, logical errors might occur which
in turn could lead to performance degradation or even device malfunction. In
most real devices this is unacceptable, making noise analysis an important as-
pect designing an ADC. There are several types of noise with different origins.
A few examples of relevant ADC noise sources are described below.
Quantization noise
Analog-to-digital conversion is based on the concepts of sampling and quan-
tization. Sampling is the process of capturing values, or samples, of the input
signal at discrete points in time while quantization is the approximation of
these values with discrete levels. The two processes are illustrated in figure 1.1
where the analog signal, which is continuous in both time and amplitude, is
converted into a digital signal which is discrete in both time and amplitude.
The accuracy of the quantization depends on the resolution, i.e. how many
quantization levels there are. The resolution is normally expressed in number
of bits n, which relates to the number of quantization levels R as 2n = R. The
quantization errors can often be seen as white noise with the power calculated
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Figure 1.1: Illustration of sampling and quantization - basic concepts
of analog-to-digital conversion.
as in equation (1.1), where ∆ is the step size between available quantization
levels and XFS is the full scale-swing [2, p. 19].
PQ =
∆2
12
=
(XFS/2
n)2
12
[V2] (1.1)
The quantization noise represents the error due to quantization, and it
is a fundamental lower limit for the total noise of an ADC. The equation
above states that quantization noise cannot be completely removed as it would
require infinite R.
Jitter noise
Ideally, sampling of an ADC signal is performed with a fixed period. If there is
a deviation, so called jitter, in the time between two samples an error occurs.
The size of the error depends on how fast the signal changes and how large
the time deviation is. Jitter noise becomes more dominant for high-frequency
devices since it has a strong dependency on input frequency fin as seen in
equation (1.2), where 〈δji〉 denotes the jitter constant [2, p. 20].
Pji =
A2in · (2pi · fin)2
2
· 〈δji(t)2〉 [V2] (1.2)
Thermal noise
Another fundamental limitation on the minimum noise level is given by the
thermal agitation of electrons in the electrical conductors. This noise is lin-
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early dependent on temperature T and inversely proportional to the load ca-
pacitance C as seen in equation (1.3) where k is the Boltzmann constant [2,
p. 23]. It is therefore sometimes called kT/C noise.
PkT/C =
kT
C
[V2] (1.3)
Equation (1.3) shows that the thermal noise can be suppressed by increas-
ing the capacitance C. However, a larger capacitance comes at the expense of
increasing area on chip and a higher power consumption when the capacitor
is being charged.
1.1.2 Dynamic specifications
The Signal-to-Noise Ratio (SNR) is an important performance metric to de-
scribe the signal quality. SNR is defined as the ratio between the power levels
of the input signal and the noise. There are several definitions of noise ra-
tio differing in which signal disturbances that are included. In this work the
Signal-to-Noise-and-Distortion Ratio (SNDR or SINAD), which includes dis-
tortion as well as noise, is used. Distortion is defined as signal dependent non-
linear effects resulting in a degradation of the signal quality. Equation (1.4)
presents an equation for calculating SNDR for the most dominant contribu-
tions in noise and distortion [2, p. 62]. The input signal power Psignal depends
on the waveform; for a full-scale sine wave it is equal to X2FS/8 [2, p. 19].
SNDR = 10 · log10
(
Psignal
PQ + Pji + PkT/C + Pdistortion
)
[dB] (1.4)
As previously mentioned it is impossible to completely remove noise from
the system. It is therefore not possible to reach the resolution of an ideal
ADC circuit. One way to measure the dynamic performance is to define the
effective number of bits (ENOB), which describes the equivalent resolution
corresponding to a certain SNDR value. In an ideal converter where the only
noise is due to quantization, equations 1.1 and 1.4 can be transformed into
equation (1.5).
ENOB =
SNDR− 1.76
6.02
(1.5)
In ADC design it is usually a good compromise to allow some degradation
due to noise and distortion. Otherwise these effects have to be extremely
small which would require components with very high power consumption.
For a typical ADC it is normal that between one and two bits are assigned to
degradation when implementing the system.
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1.1.3 Figure of merit
One method of comparing the energy efficiency of ADCs is by using a figure
of merit (FOM). There are different FOM definitions with slightly different
approaches on how to represent the performance in the best way. FOM is
applicable on all converter architectures and is used to illustrate the position
of present research as well as showing ongoing trends in ADC development.
A well-used definition is the Schreier figure of merit (FOMS) as defined in
equation (1.6). In this equation BW is the bandwidth of the signal and P is
the total power consumption of the converter.
FOMS = SNDR + 10 · log10
(
BW
P
)
[dB] (1.6)
The plot in figure 1.2 is the result of a survey of numerous ADCs pre-
sented in scientific papers [3]. It displays FOMS versus the Nyquist sampling
frequency which is defined as twice the signal bandwidth.
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Figure 1.2: Schreier figure of merit vs Nyquist sampling frequency
Another well-used definition is the Walden figure of merit (FOMW) which
describes the energy required for each conversion-step. FOMW is defined in
equation (1.7).
FOMW =
P
2ENOB · fs [J/conv-step] (1.7)
High-resolution ADCs are often limited by thermal noise which means
that the power must be increased four times to gain one bit of resolution. In
this regime the FOMS is a more suitable description of how SNDR relates
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to the power dissipation, compared to FOMW which scales the power with
a factor two for each bit. Figure 1.3 shows how state of the art ADCs with
high resolution follow the constant FOMS line while the FOMW may be more
suitable for low resolution designs. The Schreier FOM is therefore used when
comparing our design to other ADCs.
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Figure 1.3: Comparison of Schreier and Walden figures of merit.
1.2 Successive approximation converters
The SAR ADC uses a binary search algorithm similar to that shown in fig-
ure 1.4 to perform an A/D conversion [2, p. 178]. Since only one bit is con-
verted at a time the complexity and power consumption of the device can be
reduced at the expense of reduced conversion rate. The time required for an
n-bit conversion is (n+1) clock cycles, assuming only one clock cycle is needed
for sampling the input signal before the actual conversion takes place.
The first step of the successive approximation algorithm is determining
the most significant bit (MSB). This is done by comparing the sampled input
voltage VS&H to the voltage VDAC = 1/2VFS corresponding to the digital code
10...00. If the input voltage exceeds this level the MSB value is set to 1 and vice
versa. This procedure is repeated for determining the next bit with a VDAC
of either 3/4VFS or 1/4VFS , corresponding to 11...00 and 01...0 respectively,
depending on the value of the MSB. When all bits are determined at the end
of the conversion cycle the digital output of the ADC is updated and a new
conversion cycle begins.
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Figure 1.4: Binary search algorithm of a 4-bit SAR ADC.
1.2.1 Sub-blocks of a SAR ADC
Figure 1.5 shows the main building blocks of a SAR ADC. The sample and
hold (S&H) block samples the input signal during the first clock cycle and
holds it during the rest of the conversion cycle. The successive approximation
register (SAR) is a logic block which stores the values of each bit and provides
the digital input to the digital-to-analog converter (DAC) which converts it
into the voltage VDAC . The two voltages VS&H and VDAC are compared and
the output of the comparator is fed into the SAR which is then updated for
the conversion of the next bit.
Vin S&H
DAC
Comp. SAR Digital output
Control signals
VDAC
VS&H
Figure 1.5: Block diagram of a SAR ADC.
An advantage of SAR ADCs compared to other architectures is the com-
pact design. Another common ADC type, the flash converter, performs si-
multaneous comparisons of the input voltage with (2n − 1) reference voltage
levels, each requiring its own comparator. In contrast, the SAR ADC only
needs a single comparator, trading increased conversion time for lower power
consumption and chip area.
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1.2.2 Charge redistribution circuit implementation
A common circuit implementation for SAR ADCs is based on charge redistri-
bution in a network of capacitors which acts as both S&H, DAC and subtrac-
tor. Figure 1.6 shows an example of such a circuit.
2n-1Cu
Vin
Vref
Vx
2n-2Cu 2Cu Cu Cu
Figure 1.6: Charge redistribution SAR ADC.
An advantage of this implementation is that the DAC only consumes power
during charging and discharging of the capacitive network. The SAR is a
digital block which can be implemented in CMOS with good power efficiency
resulting in low power consumption determined mainly by capacitor charging
and power dissipated in the comparator [2, p. 184].
The capacitors in the network are binary weighted and range from Cu (unit
capacitance) for the LSB to 2n−1Cu for the MSB. An additional Cu (dummy)
in parallel to the LSB capacitor gives a total capacitance of 2nCu. During
the sampling phase the top plates of the capacitors are discharged through a
switch to ground and the bottom plates are charged with the input voltage.
Given the definition of capacitance (C = Q/V ) the total charge on the top
plates of the network is calculated using equation (1.8) [2, p.183]:
Qtot = 2
nCu(0− Vin) = −2nCuVin (1.8)
In the next clock cycle the top-plate switch is opened before the SAR
sets the MSB value to 1 which in turn connects the bottom plate of the MSB
capacitor to Vref . The remaining capacitors are switched to ground. Since the
top plate is only connected to the high input impedance of the comparator,
the total charge remains the same. However, switching causes the charge
to redistribute resulting in a change in top plate potential Vx. As seen in
equation (1.9), this voltage is defined as the difference between the DAC and
input voltages.
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Qtot = QMSB + . . .+QLSB +Qdummy
−2nCuVin = 2n−1Cu(Vx − Vref ) + 2n−1CuVx
Vx =
Vref
2
− Vin (1.9)
If Vx is negative it means that Vin >
Vref
2 and the MSB value of 1 is
retained; otherwise it is reset to zero. In the next step the second most
significant bit is set to 1, generating a reference level of either 3/4Vref or
1/4Vref depending on the value of the MSB. Since the DAC voltage approaches
the sampled input voltage, as seen in figure 1.4, the output voltage Vx of
the capacitive DAC converges step by step towards zero until the LSB is
determined. Equation (1.10) describes the general case where x unit capacitors
are connected to Vref . Each bit value bi determines if capacitor i is connected
to Vref or ground.
Qtot = Qref +Qground
−2nCuVin = xCu(Vx − Vref ) + (2n − x)CuVx
Vx =
x
2n
Vref − Vin =
n∑
i=0
Vref
2n−i
bi − Vin =
=
Vref
2
bn−1 +
Vref
4
bn−2 + . . .+
Vref
2n−1
b1 +
Vref
2n
b0 − Vin (1.10)
1.2.3 Differential architecture
The previously described SAR ADC was single-ended with only one input
and one output. Differential architectures, in which two identical halves con-
vert the difference between the two inputs into a differential output, require
more chip area and power but offer some advantages to their single-ended
counterparts:
• Twice the input range
• Common-mode rejection
• Suppression of even-order harmonics
In the single-ended case, input voltages between ground and Vref can be
converted. In a differential implementation the input range is increased to
[−Vref , Vref ]. This is done by using an additional pair of reference voltages
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which are created simply by swapping the two original references Vref and
ground. The advantage of a larger input range is the increase in maximum
signal power which makes the influence of noise less critical.
Common-mode rejection means that the influence of signals that are com-
mon to both inputs (e.g. a DC offset) can be suppressed. Even if the common-
mode input causes changes in the outputs the changes are nearly identical
which keeps the difference between the output voltages unaffected.
The third advantage has to do with the linearity of the circuit. An ideal
converter has a linear relationship between input and output but in reality
there are always non-linear effects introducing distortion. The transfer func-
tion of such a system may be described as in equation (1.11).
Vout(t) = a1Vin(t) + a2Vin(t)
2 + a3Vin(t)
3 + a4Vin(t)
4 + ... (1.11)
In the differential architecture both the input and output signal are de-
fined as voltage differences. Assume that the single-ended input Vin in equa-
tion (1.11) is converted into a pseudo-differential signal consisting of +Vin
and −Vin. The two voltages are converted separately to generate two output
voltages Vout+ and Vout−. Equation (1.12) shows how the even-order terms in
the differential output cancel each other. The resulting reduction of the total
harmonic distortion improves the ADC performance.
Vout+(t) = a1[+Vin(t)] + a2[+Vin(t)]
2 + a3[+Vin(t)]
3 + ...
Vout−(t) = a1[−Vin(t)] + a2[−Vin(t)]2 + a3[−Vin(t)]3 + ...
Vout(t) = Vout+(t)− Vout−(t) = 2a1Vin(t) + 2a3Vin(t)3 + ... (1.12)
1.3 Switching procedures
In the conventional capacitive DAC a majority of the total energy dissipation is
due to repeated charging and discharging of the large capacitor array. Several
new techniques using alternative switching algorithms have been proposed
which dramatically decrease this power consumption. The split-capacitor-
[4] and energy-saving [5] techniques propose reduction in switching energy of
37% and 56% respectively, while the monotonic switching technique [6] offer
savings of up to 81%. In the following section the conventional switching
procedure is described in depth and compared to one promising alternative,
merged capacitor switching (MCS) [7, 8], suggesting energy savings of 87.5%.
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1.3.1 Energy dissipation due to capacitor charging
The energy dissipated in each switching step can be calculated by studying
the changes in voltage across each capacitor. Switching the bottom plate of a
capacitor from ground to Vref causes the voltage Vx on the top plate to change
as described in section 1.2.2. In the general case the voltage at the bottom
plate of a capacitor Ci is changed by ∆Vb causing a change ∆Vx at the top
plate. The energy drawn from the reference voltage source Vref connected to
Ci, which is determined by the change in charge stored on the capacitor, is
described in equation (1.13) [4].
E =
∫ t2
t1
Vref · iref (t)dt = Vref
∫ t2
t1
−dQ(t)
dt
dt = −Vref
(
Q(t2)−Q(t1)
)
=
= −CiVref
(
(Vx(t2)− Vb(t2))− (Vx(t1)− Vb(t1))
)
=
= CiVref (∆Vb −∆Vx) (1.13)
To determine the average energy per conversion step the contribution of
each capacitor in the array must be taken into consideration.
1.3.2 Conventional switching
For the conventional switching procedure the differential input voltage is sam-
pled on the bottom plates of the capacitors. During sampling all capacitors on
the positive side of the DAC are connected between the common-mode voltage
Vcm = 1/2Vref and Vin,p. In the next clock cycle the bottom plate of the MSB
capacitor is switched to Vref and those of the remaining capacitors to ground
while the opposite procedure is done for the negative side. Figure 1.7 shows
the switching procedure for a 3-bit capacitive DAC.
In the first switching step the top plate voltage changes from Vcm to Vcm−
Vin,p + 1/2Vref . For the MSB capacitor this means that ∆Vb −∆Vx = (Vref −
Vin,p) − (1/2Vref − Vin,p) = 1/2Vref . The remaining capacitors on the positive
side do not contribute to the power consumption since they are connected to
ground. On the negative side all but the MSB capacitor are switched to Vref .
A similar analysis as for the positive side gives the same difference between
∆Vb and ∆Vx. The total energy dissipated in this stage is therefore calculated
as in equation (1.14).
E = Ep + En = 2 ·
(
2n−1CuVref (1/2Vref )
)
= 2n−1CuV 2ref (1.14)
Depending on the result of the comparison the top plate on the positive
side is switched towards either a higher or lower voltage as shown in figure 1.7.
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Figure 1.7: Conventional switching method for a 3-bit capacitive DAC.
The numbers by each capacitor indicate the number of unit ca-
pacitors. An upward transition corresponds to a bit determined
to be 1.
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The upward transition, which is performed by switching the next capacitor
from ground to Vref , requires the energy equal to that of equation (1.15).
Eup = Ep + En =
=
(
2n−1CuVref (0− 1/4Vref ) + 2n−2CuVref (Vref − 1/4Vref )
)
+
+ 2n−2CuVref (0 + 1/4Vref ) =
= 2n−3CuV 2ref (1.15)
Switching towards a lower value is more inefficient since it also requires
resetting the capacitor previously switched to Vref , requiring the correspond-
ing capacitor on the negative side to be switched to Vref . The energy drawn
from the reference voltage, given by equation (1.16), is five times larger than
for the upward transition.
Edown = Ep + En =
= 2n−2CuVref (Vref + 1/4Vref )+
+
(
2n−1CuVref (Vref − 1/4Vref ) + 2n−2CuVref (0− 1/4Vref )
)
=
= 5 · 2n−3CuV 2ref (1.16)
Further investigation of the switching energy results in the average energy
per conversion step seen in equation (1.17) [6, p. 733]. The average energy is
directly proportional to the size of the unit capacitance which motivates the
use of a Cu as small as possible without being limited by kT/C noise.
Eavg,conv. =
n∑
i=1
2n+1−2i(2i − 1)CuV 2ref (1.17)
1.3.3 Merged capacitor switching
The MCS procedure takes advantage of the differential architecture by making
each comparison before the capacitive network is switched. In this way the
unnecessary steps used in the trial-and-error approach of a conventional ADC
are eliminated. The input voltage is sampled on the top plate which means
that no switching energy is required before the first comparison. The MCS
procedure is illustrated in figure 1.8.
The MCS switching scheme utilizes the common-mode reference that is
already present in a differential SAR ADC. The tri-level DAC gains an ad-
ditional bit in resolution compared to one with only two reference voltages,
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Figure 1.8: MCS procedure for a 3-bit capacitive DAC. The numbers
by each capacitor indicate the number of unit capacitors. An
upward transition corresponds to a bit determined to be 1.
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which means that one capacitor on each side can be removed. The effect of
removing the largest capacitor in a binary scaled array is that Ctot is reduced
by half, decreasing power consumption and area cost. If limited by kT/C
noise the total capacitance cannot be reduced but there is still the advantage
of fewer capacitors. The larger Cu required to keep Ctot constant has the
advantage of a smaller perimeter-to-area relationship resulting in less relative
parasitics.
By charging the bottom plates to Vcm during sampling, "up" and "down"
transitions become symmetrical regarding power dissipation. Because of the
complementary nature of a differential architecture the charge required from
the Vcm node on one side is supplied by the other. This charge-recovery reduces
the total switching power since the only energy drawn from the Vcm reference
is that used to charge the bottom-plate parasitics during sampling.
The reduction of Ctot reduces power consumption by 50 %. Compared
to the previously mentioned monotonic method [8], which also has a reduced
Ctot, the MCS technique has been shown to save an additional 33% in switch-
ing energy. This corresponds to a 87.5 % power reduction compared to a
conventional SAR ADC. The additional improvement is because of the charge-
recovery in the Vcm node as well as the precharging of the capacitive array to
Vcm instead of Vref .
1.4 Effects of capacitor mismatch
When electronic components are fabricated some variation in their properties,
such as device dimensions and layer thickness, is inevitable. Systematic errors
such as a slightly higher or lower unit capacitance, typically related to "global"
variations during chip production, are usually not a problem. Relative errors,
e.g. mismatch between unit capacitors due to differences within a chip, can
on the other hand cause deviation from the ideal transfer curve of the DAC
resulting in a distorted output. This makes matching of unit capacitors critical
for the accuracy and resolution of the entire ADC.
As shown in equation (1.10) the output voltage of a capacitive DAC is
determined by the fraction of the total capacitance Ctot connected to the
reference voltage. With x unit capacitors connected to Vref the top plate
voltage becomes:
Vx =
Cref
Ctot
Vref ≈ x
2n
Vref (1.18)
Assuming the distribution of unit capacitance Cu is Gaussian with mean
C0 and standard deviation σ0 and that the values of unit capacitors are un-
correlated the distributions of Cref and Ctot are also Gaussian with the mean
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and variance shown in equation (1.19).
Cu ∼ N (C0, σ20) =⇒ Cref ∼ N (xC0, xσ20), Ctot ∼ N (2nC0, 2nσ20) (1.19)
Since Ctot contains the capacitance values of Cref the two are correlated.
This means that the ratio Cref/Ctot can be approximated by a normal distri-
bution by using a Taylor series expansion [9, p. 304]. The mean and standard
deviation of this ratio is shown in equation (1.20).
Vx ∼ N (µx, σ2x), µx ≈
x
2n
Vref , σx ≈
√
x− x2/2n
2n
· σ0
C0
Vref (1.20)
Statistically, Vx lies within 3σx from its mean value µx with a probability
of 99.7 %. To ensure that DAC has no missing codes the deviation (integral
non-linearity or INL) from the ideal value µx must be smaller than 1/2 LSB. By
finding the maximum value from the expression for σx above one can conclude
that the worst case INL is at midscale (x = 2n−1). The standard deviation at
this point is given by equation (1.21).
max(σx) =
1√
2n+2
· σ0
C0
Vref (1.21)
In a differential architecture the output voltage is the difference between
two voltages. As the variance of a sum of two independent variables is the
sum of the individual variances, the standard deviation σx in the differential
case is
√
2 times larger than in the single ended one. However, the full-scale
voltage swing VFS of the differential DAC is twice as large as the reference
Vref . With these modifications a requirement on the standard deviation of the
unit capacitance can be found. For a differential n-bit SAR ADC to achieve
m-bit resolution the requirement is given by equation (1.22).
3 ·
√
2 ·max(σx) < 1/2 LSB =⇒ 3 ·
√
2 · 1√
2n+2
· σ0
C0
Vref <
2Vref
2m+1
=⇒ σ0
C0
<
√
2n+1
3 · 2m (1.22)
1.5 Comparator
Comparators used in data converters are typically implemented using a single
or multiple pre-amplifiers followed by a track-and-latch stage [10, p. 317]. The
pre-amplifiers are used to amplify the input signal before reaching the latch
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which reduces the input referred noise and enables detection of smaller signals
which may be necessary in high-resolution converters. Another advantage of
pre-amplifiers is the reduction of kick-back effects. When the comparator takes
a decision a full swing output is generated, which capacitively couples back to
the comparator input affecting the charge stored on the capacitor bank. The
disadvantage of pre-amplifiers is their static (continuous) power consumption.
The regenerative latch uses positive feedback between two back-to-back
inverters to quickly compare two input voltages. The output of the latch
can be followed by an set-reset-latch (SR-latch or flip-flop) consisting of two
NAND gates to hold the determined value until a new decision has been made.
A simplified block diagram of a typical comparator architecture is shown in
figure 1.9.
Pre-amplifier Regenerative
latch
SR-latch
A0
gm
gm
ϕlatch
Figure 1.9: Block-diagram of a typical comparator
If the comparator decision time is short and the input voltage small the
regenerative latch can stay in a so called metastable state in which the output
voltage is not equal to either of the logical levels (1 or 0). If the comparator
output is undefined at the end of the latch phase no decision has been made
resulting in an error in the output code.
Chapter2
The design process
2.1 Available resources
In this section the tools used for designing and testing the SAR ADC are
presented. Functional circuit models with different degrees of complexity were
used, ranging from ideal representations of building blocks to more accurate
component models.
2.1.1 Simulation tools
Cadence Virtuoso
The design environment used in this project was Cadence Virtuoso which
contains a complete set of tools for integrated circuit design, e.g., schematic
editor, simulator engine (Spectre) and layout editor. It is a powerful tool when
simulating analog as well as digital circuits. The design environment includes
libraries containing ideal components and circuitry which can be used. These
libraries are complemented with a design kit provided by STmicroelectronics
describing the CMOS technology.
Verilog-A
Verilog-A is a hardware description language for analog circuits designed for
the Spectre simulator. In this project it was used to implement models of SAR
ADC sub-blocks. These models make it is possible to simulate the function-
ality of sub-blocks without having to implement them on component level.
2.1.2 Process design kit
The process design kit (PDK) includes process specific libraries of both ana-
log (transistors, passive components etc.) and digital (gates, functional blocks
etc.) components. For each device there is a model attached which describes
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e.g. the nominal behavior and corners. The provided PDK from STMicroelec-
tronics describes a 28 nm fully-depleted silicon-on-insulator (FDSOI) transis-
tor technology, see figure 2.1.
Gate
Source
High-k dielectric
Drain
Thin silicon film
Buried oxide
Substrate
Isolation
Body bias
Figure 2.1: Fully-depleted silicon-on-insulator transistor technology.
The use of a depleted transistor improves the electrostatic control as well as
device scalability. In modern CMOS processes, low-threshold voltage devices
are utilized to provide high switching speed. By varying the bulk voltage, the
transistor threshold voltage Vth is altered. For the provided technology low
Vth is achieved by connecting the NMOS bulk contacts to VDD and the PMOS
bulk contacts to ground. The technology primarily targets low power as to
serve wireless and battery operated applications [11].
As shown in section 1.3 the unit capacitance value is of great importance
when it comes to power consumption. The minimum capacitance value that
can be chosen for the standard MOM capacitor component in the PDK is
1.73 fF. Smaller capacitors could be designed by custom layout, but this was
not included in the project. The models for such custom designed capacitors
would lack some data, e.g. process variation and random mismatch, that is
provided for the standard components in the PDK.
2.2 Specifications
The first step of the design process is to set up a specification on properties
which reflect the desired ADC performance for this project. The 12-bit SAR
ADC that is to be designed should:
• operate at conversion speeds up to 200 MSps.
• achieve an ENOB greater than 10.
• handle input frequencies up to 800 MHz (for the possibility of using it
as a sub-ADC in a time-interleaved architecture).
• be as power efficient as possible.
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• use a supply voltage of 1 V.
2.3 Design requirements
The specifications in the previous section were used to set up requirements on
the system. The following sections treats aspects such as resolution, power
consumption, capacitor matching as well as kT/C and jitter noise.
2.3.1 Effective resolution
From the specification it is possible to calculate the amount of noise and dis-
tortion that can be tolerated in the circuit. For an ideal ADC with 12-bit
resolution, SNDR is calculated to 74.0 dB using equation (1.5).The specifi-
cation allows two bits of implementation loss for the whole ADC which can
be translated into a minimum requirement on SNDR. In order to achieve an
ENOB of 10, SNDR can not be lower than 62 dB.
As previously discussed in section 1.2.3 the effects of noise and distortion
can be reduced using a differential SAR ADC architecture. The improvements
in noise performance are considered worth the increase in power consumption
in order to reach the requirement on the resolution. From here on the SAR
ADC will refer to a differential architecture if nothing else is stated.
2.3.2 Power consumption
The Nyquist sampling criterion states that the maximum signal bandwidth
that can be captured by a sampling system is theoretically equal to half the
sampling frequency [2, p. 5]. This limit, often called the Nyquist frequency, is
equal to 100 MHz for a 200 MHz sampling frequency. Figure 1.2 displays the
performance of state-of-the-art ADCs achieving FOMS up to around 170 dB
at fs,nyq = 2 · BW = 200 MHz. With these values and the assumption of
an SNDR at the minimum requirement of 62 dB, equation (1.6) was used
to estimate the magnitude of power. Calculations suggest that in order to
achieve FOMS ≥ 170 dB the required power must be less than 1.6 mW. Note
that it is not a definite number, but serve to give a hint on what magnitude
of power to aim for.
Using equation (1.17) with the minimum unit capacitance of 1.73 fF and a
reference voltage of 1 V results in an average switching energy of 9.44 pJ/con-
version. By multiplying this value with the 200 MSps sampling frequency an
estimated 1.89 mW of the capacitive DAC power can be found which means
that the switching energy alone would consume the entire power budget. The
MCS procedure described in section 1.3.3 has been shown to save 87.5 % which
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gives a switching power of 236 µW. In the power budget there is now room
for other components such as the comparator, switches and register.
The differential input voltage to the comparator needs to be sufficiently
large for a correct decision to be made fast enough. By adding one or more
pre-amplifier stages the signal can be amplified, making it easier for the com-
parator to take a decision when the input difference is small. However, a
pre-amplifier consumes a lot of power due to its static operation. If the com-
parator is able to resolve its differential input without the pre-amplifier stage
there is much to gain in terms of power. Eliminating it altogether might result
in problems with kick-back charge causing distortion [10, p. 318]. However, a
differential ADC architecture and large DAC capacitance counteract the ef-
fect of kick-back charges. It is also possible to reduce kick-back by altering
the comparator design. It is assumed no pre-amplifier is needed as long the
comparator operates correctly.
2.3.3 Unit capacitance matching
The mismatch discussion in section 1.4 can be applied on the ADC that is
to be designed. A SAR ADC based on the MCS procedure has only half
the number of capacitors compared to a conventional architecture. A 12-bit
MCS DAC therefore corresponds to that of an 11-bit conventional SAR ADC
(n = 11). To fulfill the specified requirement of 10-bit resolution (m = 10),
equation (1.22) suggest a matching requirement of σ0C0 < 2 % for the unit
capacitance. While this may seem like a large value, the binary weighted ca-
pacitors consist of several unit capacitors in parallel which causes their relative
standard deviation ( σC ) to decrease as shown in section 1.4.
2.3.4 Requirement on kT/C noise
Using the equations for noise power in section 1.1.1, the impact of kT/C noise
can be calculated.
• Calculating the quantization noise power with XFS = 2 V and n=12
gives PQ = 2.0 · 10−8 V2.
• To calculate the thermal noise power, Cu = 1.73 fF is assumed resulting
in a total capacitance of 211Cu = 3.54 pF on each side of the differential
DAC. At room temperature (T = 300 K) the noise is PkT/C = 2.3 ·
10−9 V2.
Because of the large number of unit capacitors in the 12-bit cap-DAC, the
kT/C noise is an order of magnitude smaller than the quantization noise even
with the smallest available unit capacitance in the PDK. The thermal noise
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contribution can therefore be neglected when summarizing the total noise
power which simplifies the calculations in upcoming sections.
2.3.5 Clock generator
In this work the clock signals are produced by an ideal clock generator. To
verify that the generation of necessary clock signals is realistic in terms of jitter
noise some calculations are performed. Equation (2.1) combines equations
(1.1), (1.2) and (1.4) to calculate the requirement on clock jitter 〈δji(t)〉.
SNDR = 10 · log10
(
X2FS/8
(XFS/2n)2
12 +
A2i ·(2pi·fin)2
2 · 〈δji(t)2〉
)
(2.1)
For a sine input with fin = 800 MHz and Ain = 1 V the jitter constant
〈δji(t)〉 must be smaller than 0.15 ps for the 62 dB SNDR requirement to be
fulfilled. Thermal noise does not need to be included in the calculations as
discussed in section 2.3.4.
The requirements on the clock generator are tough as it should have low
noise and at the same time be able to generate frequencies up to 2.6 GHz.
The implementation of a clock generator is not included in this project but
many ADCs with the ability to convert GHz input signals have previously
been presented [3].
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Chapter3
High-level model
The requirements discussed in the previous chapter served as a guideline
throughout the SAR ADC design process. However, before implementing
the circuit with the provided PDK a high-level model was created. The high-
level model consists of ideal sub-block models which are either described in
Verilog-A code or implemented using ideal components from the analogLib
library in the Cadence design environment. Although the sub-blocks do not
take all non-idealities into account, limiting the accuracy of simulations, the
overall functionality can be analyzed with great benefit using these models.
One advantage of using a high-level model instead of directly going for a fully
implemented design is that the simulation time can be reduced drastically
by using simplified models during early stages of development. Moreover, the
models enable a systematic investigation of how each sub-block affects the per-
formance of the ADC, since each sub-block can be changed from a high-level
model to a transistor level implementation.
The circuit was simulated using the test bench shown in figure 3.2 where
input signal, reference voltage, clock signal and power supply all were gener-
ated by ideal voltage sources. The measurements were made with a sine wave
as input signal and the ADC operating at a conversion speed of 200 MSps
as stated in the specification. In order to analyze the digital ADC output an
ideal DAC was put in series converting it to an analog signal. The fast Fourier
transform (FFT) of this analog version of the output generates a spectrum
in the frequency domain. From this spectrum metrics such as SNDR and
spurious-free dynamic range (SFDR), which is the ratio between the signal
and the largest tone in the FFT, could be extracted by using the built-in
spectrum-analysis tools in the Cadence environment. To provide an integer
number of signal periods (coherent sampling) for the 256-point FFT a signal
frequency of 1021256 · 200 MHz ≈ 800 MHz was used.
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Figure 3.2: Test bench used to verify the SAR ADC performance.
3.1 Capacitive DAC
A differential 12-bit SAR ADC with a switched capacitor DAC, based on the
MCS architecture, was implemented using ideal capacitors and switches. The
schematic is shown in figure 3.1. This high-level model was used for evaluation
of general functionality, measure switching power and to verify the matching
requirements of unit capacitors. A corresponding model for the conventional
switching method was also created for comparison.
3.1.1 Switching power
Simulations with ideal high-level models of both the MCS based SAR ADC
and the conventional one were performed to investigate the power drawn from
the reference voltage source. The power was calculated by measuring the
current from the voltage source, multiplying this with Vref and taking the
average value over a number of signal periods. Both simulations were done
with a minimum size unit capacitor of 1.73 fF and a Vref of 1 V. The results
are shown in table 5.3a together with the theoretical values from section 2.3.2.
Calculated [µW] Simulated [µW]
Conventional 1889 1955
MCS 236 235
Table 3.1: Comparison of theoretical and simulated power consump-
tion due to capacitor charging.
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The results in table 3.1 confirm the conclusions made in the the theoret-
ical investigation of the switching methods - the power consumption can be
drastically reduced simply by changing the switching procedure.
3.1.2 Requirements on unit capacitance mismatch
The unit capacitance Cu in the DAC is of high importance as it greatly af-
fects the overall ADC performance. To confirm the mismatch requirements
calculated in section 2.3.3 the effects on SNDR and ENOB were analyzed by
simulations of the high-level model.
Modelling capacitor mismatch in Verilog-A
To study the effects of mismatch, a Verilog-A model of a capacitor with a dis-
tribution in capacitance value was created. The spread is modeled as Gaussian
function with a specified mean and standard deviation. The Verilog-A source
code and Spectre model file can be found in sections B.1 and B.2 respectively.
The performance degradation for different levels of unit capacitor mismatch
(σ0/C0) was investigated; the results of the sweep are shown in figure 3.3.
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Figure 3.3: Effects of unit capacitor mismatch (σ0/C0). The dotted
line corresponds to an ENOB equal to 10.
With ideal capacitors SNDR is close to the ideal 74 dB and as the capacitor
mismatch increases SNDR starts degrading. The previously calculated SNDR
limit of 62 dB, corresponding to an effective resolution of 10 bits, is illustrated
as a dotted line in the figure. The plot suggests that a mismatch of 4 % is
acceptable, but since the values shown in this figure depend on the random
numbers used to generate the capacitor mismatch the resulting SNDR values
will vary. A more thorough investigation of the behavior is required to ensure
that the previously calculated 2 % limit holds.
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Monte Carlo simulation
The effects of mismatch variations can be simulated using the Monte Carlo
method. Monte Carlo simulations use pseudo-randomly generated numbers
to solve complex numerical problems by repetitive sampling. The parameters
for each sample are unique which causes a spread in the results. Figure 3.4
shows the SNDR distribution for a mismatch of 2 %.
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Figure 3.4: SNDR distribution from Monte-Carlo simulation with 1000
samples. The unit capacitor matching was set to 2 %.
The SNDR distribution starts close to the ideal 74 dB, has a peak around
71 dB (11.5 bits) and tail towards lower values. Out of the 1000 samples
taken not a single one falls below 62 dB which suggests that the previously
calculated capacitor matching requirement is a realistic estimate.
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3.1.3 Switch scaling
The switches in the capacitive DAC present a resistance in series with each
binary weighted capacitor. The charging time of this RC-network depends
on the time constant τeq = RiCi, which should be small compared with the
clock period. The switch scaling can be done so that the time constants are
equal for each individual branch which allows increasingly larger resistances
going from MSB towards LSB. Since a switch with a larger resistance can
be made physically smaller, the binary switch scaling results in a reduction
of area compared to a design using only low resistance switches. A smaller
area is valuable from an economical perspective as the device area is directly
associated to the costs of chip fabrication.
The binary-weighted switches help to improve the linearity of the circuit
since the settling time is equal for all bits, thereby maintaining a binary
weighted ratio between the unit elements. The nonlinear effect of unequal
settling is more pronounced in a high speed design, such as the one described
here, than in a low speed design where the DAC has more time to settle to the
final value. Another benefit of minimizing switch size is that the switch drivers
see a smaller capacitive load, which leads to a lower power consumption.
3.2 Comparator
The Verilog-A model presented in appendix B.3 describes the basic function-
ality of the comparator. The comparison of the two input voltages is done
at the specified clock edge and the differential output is either +1 V or -1 V.
In this project the parameter trigger_edge is set to -1 in the schematic which
makes the comparator trigger on falling clock edges. The model also includes
the possibility to add contributions from non-idealities such as noise, offset
and a limited regeneration time constant.
3.3 SAR register
The successive approximation algorithm, previously described in section 1.3.3,
was implemented in an ideal register sub-block using Verilog-A. The algorithm
is sequentially executed in (n+1) states , one state for each of the n bits and
an additional state dedicated for sampling. Each state describes the events
at a certain clock cycle in the conversion. In contrast to the comparator, the
register triggers on rising clock edges. The Verilog-A code of the register can
be found in appendix B.4.
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At the start of the conversion cycle the bottom plates of all capacitors are
connected to the common-mode voltage Vcm. The first clock cycle is dedicated
to sampling input voltage which is done directly onto the capacitor top plates
by closing the sampling switches. The bottom plate and sampling switches
are controlled by signals c〈i〉 and smp respectively.
In the beginning of each of the following clock cycles the register switches
a capacitor from Vcm to Vref or ground depending on the output of the com-
parator.This is controlled by signals d〈i〉 and d_bar〈i〉. The rise time of c〈i〉,
d〈i〉 and d_bar〈i〉 is slightly longer than the fall time as a simple method
of generating non-overlapping control signals. This is done to prevent two
bottom-plate switches being opened at the same time which would cause a
short circuit current between Vref and ground.
The timing diagram in figure 3.5 displays an example of the clock- and
sampling signal as well as the bit specific control signals in the register. The
comparator output was simulated with a 1 V DC source which resulted in all
capacitors on one side of the differential DAC being switched from Vcm to Vref
and all on the other side to ground. One capacitor at a time is reconnected
as c〈i〉 falls and d〈i〉 rises. Figure 3.5 also shows that the control signals are
non-overlapping.
time (ns)
0.0 5.0 10
c<11>
d<11>
c<10>
d<10>
c<9>
d<9>
c<8>
d<8>
c<7>
d<7>
c<6>
d<6>
c<5>
d<5>
c<4>
d<4>
c<3>
d<3>
c<2>
d<2>
c<1>
d<1>
smp
CLK
Figure 3.5: Clock-, sampling- and bit specific control signals for a suc-
cessive approximation register. Inverse control signals d_bar〈i〉
are excluded for simplicity.
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The two top-plate voltages gradually converge as shown in figure 3.6 as
the binary output word is built in steps going from MSB to LSB. When the
LSB has been determined, the output binary word is updated to conclude
the conversion cycle. Simultaneously, the register memory is reset and the
capacitor bottom plates are once again connected to Vcm to prepare for next
conversion cycle.
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Figure 3.6: A transient simulation of MCS-based high-level model
shows how the top-plate voltages gradually converge towards Vcm
during each conversion cycle.
Chapter4
Implementation in 28 nm SOI
After the functional high-level model had been created, the different compo-
nents were implemented using more accurate models. Properties of the unit
capacitor were investigated followed by the design of switches and comparator
on transistor level. Finally, buffers to drive the switches were included in the
design.
4.1 Capacitive DAC
The unit capacitor is important as it affects both the accuracy and power
consumption of the DAC. In this section the choice of unit capacitor structure
and size is motivated from a mismatch perspective followed by a description
of the switches in the DAC.
4.1.1 MOM capacitors
The available PDK contains different types of capacitors. The capacitors
models provide the option of simulating with or without mismatch and process
variation effects.
In this work the capacitor structure of choice for the DAC is a metal-oxide-
metal (MOM) configuration. As the name suggests, the capacitor consists of
parallel metal plates separated by oxide. The supplied MOM capacitors are
based on a woven structure as seen in figure 4.1.
The advantage of such a layout is the high capacitance density compared to
a simple plate capacitor. The woven structure introduces lateral flux between
fingers in addition to the vertical flux between layers which contributes to the
high capacitor density. The fingers in adjacent metal layers are oriented in
different directions to reduce parasitic inductance [12, p. 129].
An alternative to MOM is the metal-insulator-metal (MIM) structure. It is
similar in structure with the difference being MIM capacitors having a thinner
high-k dielectric separating the metal plates. This makes the MIM capacitors
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Figure 4.1: Woven capacitor.
more dense in terms of capacitance-per-area. The downside of MIM is the
requirement of more advanced fabrication steps. Furthermore, the capacitance
can be made smaller using MOM which will prove to be the deciding factor
regarding the unit capacitance in this work. The MIM structure can be utilized
in places where the capacitors are not to be minimum size in order to save
some area.
Effect on using different metal layers in the capacitor
MOM capacitors can easily be realized through the metal interconnections on
the chip. Depending on which metal layers being used for top- and bottom-
plates the properties of the capacitor vary. An investigation of the effect
on mismatch when changing metal layers was performed using Monte Carlo
simulations. The finger width and the distance between the fingers were held
constant at 100 nm for all simulations. To be able to relate the standard
deviations to each other, the mean unit capacitance was held as constant
as possible (around 10 fF) by adjusting the number of capacitor fingers. The
mismatch σ/Cu for different combinations of capacitor metal layers is presented
in table 4.1 along with the corresponding number of fingers in the array.
Bot.
Top 2 3 4 5
1 0.345% 0.380% 0.412% 0.434%
2 0.345% 0.379% 0.392%
3 0.345% 0.364%
4 0.359%
Table 4.1: Mismatch σ/Cu for different combinations of top and bot-
tom metal layers.
Lower mismatch is achieved using metal layers close to each other. The
difference in mismatch is small for the scenarios with metal 1-to-2 and metal
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4-to-5, while capacitors made with several metal layers show a larger mismatch
per unit capacitance. However, the use of low level metal layers increases the
parasitic capacitance due to cross-coupling with the substrate [13, sec 3.2.2].
To minimize the effect of parasitics the top- and bottom-plate are selected as
metal 5 and metal 4 respectively.
Selection of unit capacitor size
In general the unit capacitance is selected as small as possible to decrease
power dissipation and save chip area. Normally there are restrictions of how
small it can be whether it is due to mismatch or limitations in the PDK.
As shown in section 2.3.4 the kT/C noise is negligible even for a minimum
size unit capacitor. However, the 2 % capacitor matching requirement as
calculated in section 2.3.3 must be fulfilled to ensure 10-bit resolution. The
unit capacitor mismatch was investigated for different values on Cu and the
results are presented in figure 4.2.
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Figure 4.2: Effects of unit capacitor size on the mismatch.
Increasing the size of the unit capacitor seem to have little effect on the
mismatch. Even for the smallest capacitor provided by the PDK mismatch
does not exceed 2%. Cu was therefore selected as a 1.73 fF MOM capacitor.
4.1.2 Switches
In addition to capacitors, the DAC implements switches for sampling the input
and switching the bottom plates between Vcm, Vref and ground. This section
includes a description of the functionality and design related to the different
types of implemented switches.
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Transmission gate switches
Transmission gates are used as switches that either conduct or blocks a signal
depending on a control signal. They are implemented with one n- and one
p-type MOSFET that are connected in parallel, see figure 4.3a. The control
signals en and en biases the gates in a complementary manner so that both
transistors are turned either on or off at the same time.
In
en
Out
en
NMOS
PMOS
(a) Schematic
G
 [
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Transmission gate
NMOS only
PMOS only
(b) Conductance versus input voltage
Figure 4.3: Simple transmission gate implementation.
This transmission gate implementation is simple and useful but unfor-
tunately not without issues. The gate overdrive voltage for the transistors
depends on input voltage, resulting in a signal dependent conductance [2,
p. 236]. This kind of signal-dependent behavior introduces distortion in the
sampled voltage which might limit SNDR and the effective number of bits.
Figure 4.3b shows an example of transmission gate conductance versus input
voltage as well as the contributions from each transistor.
Simulation of the ADC with all switches implemented as transmission gates
and with everything else ideal (comparator, capacitors, register etc.) results
in an SNDR of 35.2 dB, corresponding to an effective resolution of 5.6 bits.
In order to avoid clipping, a lowered signal amplitude of 0.95 V was used for
the simulation. As the presented performance is far below the requirements a
more linear switch is needed.
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Bootstrapped sampling switches
The main source of non-linearity was found to be the input sampling switches.
The limited linearity of transmission gates can be overcome by using a boot-
strapped switch which holds the gate-to-source voltage of the main switch
transistor at a constant level during the on-phase. This improves linearity
by providing a constant on-resistance independent of the input signal. There
are many variations of bootstrapping implementations and most of them are
based on charging a capacitor to Vdd during the off-phase and connecting it
between gate and source during the on-phase. This bootstrapping concept is
illustrated in figure 4.4.
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Vdd
CB Vg
Vbot
Vtop
Vin
Vout
(a) Off-phase
MS
Vdd
CB Vg
Vbot
Vtop
Vin
Vout
(b) On-phase
Figure 4.4: Simplified illustration a bootstrapped switch.
Figure 4.5 shows the circuit implementation used in this work. The switch
is controlled by the sampling signal smp from the SAR register and the two
phases of the bootstrapping mechanism can be described as follows:
1. Off-phase: when smp is low (smp high) transistor M2 is turned on,
connecting the bottom plate of the capacitor CB to ground. The node
Vg is grounded through M5 and M6 which enables charging of CB to
Vdd through transistor M1. The switch transistor MS is turned off and
separated from the capacitor by the turned-off transistors M3 and M4.
2. On-phase: when smp is high both M2 and M6 are turned off by the
low voltage smp signal. The gate of M3 is connected to the bottom
of CB causing a gate-to-source voltage close to −Vdd turning the PMOS
transistor on and thereby connecting the gate node Vg to the top plate of
CB. The voltage stored on the capacitor during the off-phase is therefore
applied between the gate and source nodes of the switch transistor.
Figure 4.6 shows the node voltages of one of the bootstrapped sampling
switches. During the sampling phase the gate voltage is fixed at a level ap-
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Figure 4.5: Bootstrapped switch implementation.
proximately Vdd = 1V higher than the input which provides good linearity and
low resistance. The ability to generate gate voltages Vg exceeding the supply
voltage is required for a full-scale input range from ground to Vdd. Since the
output node of the switch is connected to the top plates of the capacitive
network the input voltage is sampled when the switch turns off.
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Figure 4.6: Node voltages in a bootstrapped sampling switch during
sampling.
When designing the bootstrapped switch the most critical transistor is the
main switch MS which has to be large enough to ensure low resistance but not
too large considering power dissipation and charge-injection effects. The width
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of MS was chosen to 50 µm after tests with an ideal switch model similar to
that shown in figure 4.4. The remaining transistors were then scaled for a low
enough resistance but as small as possible to reduce the parasitic capacitance
on the gate node Vg. The bootstrapping capacitor CB must be large enough
to provide charge for MS as well as M1, M4 and M7 and also to allow some
leakage before M1 is fully turned off. In this work CB was chosen to be 2 pF.
Replacing the transmission gates at the top plate with bootstrapped switches
gives an SNDR of 65.05 (10.51 bits) which is a clear improvement from 35.2
dB, but there is still a loss of around one and a half bits in resolution compared
to an ideal 12-bit ADC.
The remaining distortion from the switches may be due to non-linear bulk
effects. The threshold voltage of the transistors depend on the bulk-to-source
voltage which is signal dependent since the substrate is at a fixed voltage.
More complex methods for bulk-effect compensation are available but for this
project the more basic implementation was sufficient.
4.1.3 Switch buffers
Simulations up to this point have been done with the ideal Verilog-A register
directly driving the switches. In a real circuit buffers are often placed between
the digital logic and the switches. The buffers can be implemented by two
inverters in series, where the SAR is connected to the first one and the second
drives the switches. Buffers were included in the transmission gate cells to
generate the required gate voltages. The inverted control signal en driving
the PMOS transistor was extracted from the node between the two inverters.
Early simulations with a buffered, fully binary-scaled switch network showed
a power of almost 3 mW to drive the transmission gate switches in the DAC.
To reduce this value the switch scaling had to be adjusted.
4.1.4 Down-sizing of switches
In the original design each unit capacitor had a corresponding bottom-plate
switch, each consisting of three transmission gates to Vcm, Vref and ground.
The down-sizing was done by increasing the number of capacitors with a single
switch. At the same time the number of switches for the largest capacitor
was reduced from 1024 to 128, leaving the switches of the largest capacitors
binary scaled. Figure 4.7 shows the number of switches for each capacitor.
The switch reduction reduced the total power consumption of switches and
buffers to around 500 µW without degrading performance.
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Figure 4.7: Switch scaling for binary and down-sized array.
4.2 Comparator
As mentioned in section 1.5 the latched comparator is a popular approach
in ADCs. The latched comparator provides dynamic operation which means
that it only draws a current when making the decision making it very power
efficient. In a design where kick-back is a true problem, an isolating linear
stage is needed between the comparator and the capacitive DAC. Figure 4.8
shows a block diagram of the entire comparator. The clock signal is inverted
before reaching the latch to make the latch trigger on falling clock edges. This
allows the capacitive DAC to settle for half a clock cycle before the comparison
is made. The output nodes are separated from the SR-latch using two buffers.
Regenerative
latch
SR-latch
clk
Buffers
Inverter
Vin+
Vin-
ϕlatch
gm
gm
Figure 4.8: Block diagram of the comparator used in this project.
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4.2.1 Single-stage latch
Figure 4.9 shows the schematic of a single-stage regenerative latch used in this
project. The signal φlatch controls both the reset transistors connected to Vref
and the current source in the bottom of the schematic. The reset transistors
connect the output nodes and as well as other internal nodes to Vdd between
comparisons to prevent hysteresis, which is when the result of a comparison
depends on the previous one. Since both sides of the differential comparator
are pre-charged equally the circuit is not biased in either way, i.e. any memory
from previous clock cycles stored on the capacitance on those nodes is reset
before a new comparison is being made.
Vout+Vout-
Vin+ Vin-
ϕlatch
ϕlatch ϕlatch
ϕlatch
ϕlatch
Vdd
Figure 4.9: Single-stage latch implementation.
Figure 4.10 shows the mechanism of the single-stage latch. At the rising
edge of φlatch the reset transistors are turned off and the current source transis-
tor is turned on. Current starts flowing through the latch and the differential
input voltage determines which output voltage falls the fastest. The cross-
coupled inverters create a positive feedback loop making the circuit unstable
which eventually causes one of the output nodes to lock to Vdd and the other
to ground. When the decision has been made no more current flows through
the device. The output voltages are buffered before reaching the SR-latch
which in turn holds the value for an entire clock cycle.
A transient simulation without noise was done for an ADC with the latched
comparator and all other components ideal results in a SNDR of 68.2 dB. The
loss of almost one bit in resolution suggests there is a significant amount of
non-linear effects in the comparator. The main reason for the performance
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Figure 4.10: Transient analysis of the single-stage latched comparator
for an alternating input signal of ±100µV.
degradation is most likely the kickback, which causes large voltage variations
at the input of the comparator. By using equation (1.4) and neglecting kT/C
and jitter noise since both switches and clock generator are ideal the distor-
tion power was calculated to Pdistortion = 5.58 · 10−8 V2. Adding noise to the
transient simulation decreases the SNDR to 64.0 dB, corresponding to an ad-
dition of noise with power 1.23·10−7 V2. The maximum noise frequency in the
simulation was chosen as 130 GHz, corresponding to 50 times the maximum
frequency fclk. The lowest noise frequency was 5 MHz to fit a few periods
within the simulation time of 1.34 µs. The power consumption of the entire
comparator was 230 µW. From the results shown above, it is clear that a more
linear and less noisy comparator is needed.
4.2.2 Two-stage latch
To reduce kick-back effects a two-stage latch similar to that in [14] and [15]
was implemented. The circuit, which is presented in figure 4.11, separates the
input pair from the output nodes by a couple of inverters. In this way there
is no longer direct coupling between the gates of the input transistor pair and
the output nodes which significantly reduces signal dependent disturbances of
the top-plate voltages. The first stage can be seen as a dynamic pre-amplifier
which only consumes power around the transitions of φlatch.
A simulation without noise results in an SNDR of 71.1 dB which shows
that the two-stage latch reduces signal distortion at the expense of increased
power consumption (377 µW). The calculated distortion power was reduced
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to Pdistortion = 1.89 · 10−8 V2. Adding noise resulted in a SNDR of 68.5 dB,
corresponding to a noise power of 3.12 · 10−8 V2.
The real advantage with an improved latch is for higher resolution archi-
tectures where the noise must be reduced further. Since noise is inversely
proportional to the size of the transistors and the current through them one
way to reduce the noise is to scale up the input stage of the latch. With
the previously shown single-stage latch without a pre-amp a larger input pair
increases the effects of kick-back charges. However, the two-stage latch design
can be enlarged to reduce noise without severely affecting distortion. Simula-
tions show that a larger version of the two-stage latch show that SNDR>70
dB is possible at the cost of increasing the power consumption to around 1
mW. From a power efficiency perspective a reduction of noise is not worth the
increase in power, since the SNDR is limited by the linearity of the switches.
Vdd
Vin+ Vin-
ϕlatch
ϕlatch ϕlatch
Vdd
Vdd Vdd
Vout+Vout-
Figure 4.11: Two-stage latch implementation.
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4.3 Full ADC implementation
In this report the design process of a 12-bit SAR ADC have been presented.
The design choices and sub-blocks of the final implementation are summarized
below:
• A fully differential architecture is implemented bringing benefits such as
common-mode rejection, larger input range and suppressed distortion at
the expense of higher power consumption.
• The MCS technique reduces the DAC power dissipation by using a more
efficient switching procedure.
• An unit capacitance of 1.73 fF is used for low power.
• The DAC switches are implemented as CMOS transmission gates in
all places, with the exception of the sampling switches which are boot-
strapped in order to minimize signal-dependent behavior. Power related
to the DAC is reduced by down-sizing the binary scaling of the switches.
• Functionality of the register is described using a Verilog-A block and
further implementation of the digital logic is not included in this project.
• A power-efficient dynamic comparator without a pre-amplifier stage is
used. The comparator implements a two-stage architecture in order to
reject kick-back .
Chapter5
Verification of the design
In this chapter the performance and robustness of the ADC implementation
are examined. The ADC was simulated with the same input signal (800 MHz
sine wave) and test bench as in previous chapters. The simulated performance
is related to the specification and compared to state-of-the-art ADCs. An
estimation of the area distribution is also performed.
5.1 Resolution
The resulting FFT spectrum of the SAR ADC output signal can be seen in
figure 5.1. The calculated dynamic performance metrics at fin=800 MHz are
SNDR=64.8 dB, equivalent to ENOB=10.5, and SFDR=75.3 dB.
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Figure 5.1: Simulated spectrum data at 200 MSps with 800 MHz
input sine wave.
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5.2 Monte Carlo simulation
A Monte Carlo analysis with 500 samples was performed to investigate the
effects of component mismatch due to local variations. The resulting SNDR
distribution is shown in figure 5.2. In order to reduce simulation time, the
simulations did not include transient noise. It is expected that the amount of
noise added in a transient noise analysis is more or less constant which means
that the effects of noise simply can be "added" to the results if desired.
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Figure 5.2: Monte Carlo simulations of SNDR with 500 samples.
According to equation (1.4) an SNDR equal to 62 dB corresponds to a total
noise and distortion power of 3.15 ·10−7 V2, assuming a full-scale input signal.
As shown in previous chapters the dominant noise source is the comparator.
Allocating 3.12 · 10−8 V2 to comparator noise (see section 4.2.2) results in a
distortion budget of 2.84 · 10−7 V2, corresponding to SNDR = 62.5 dB. Since
3 of the 500 samples from the Monte Carlo analysis are below this value, the
yield with added noise was estimated to 99.4 %. Additional effects such as
jitter noise would further reduce the yield, but in this project these effects
were not investigated further.
5.3 Power consumption
The power consumption of the design was estimated by measuring the cur-
rents from respective voltage source during normal operation. The calculated
average power PAVG for different blocks is presented in figure 5.3a.
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(a) Average power.
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Figure 5.3: Power dissipation in the SAR ADC.
Since the digital logic was not implemented in this project its power con-
tribution had to be estimated. [8] reports a digital power of 1.7 mW for a
MCS-based 10-bit 100 MSps SAR ADC fabricated in 90 nm CMOS technol-
ogy. The digital power associated with the repeated charging of transistor
gates is proportional to both the capacitance, which relates to transistor area,
and the frequency [16]. The digital power for a 28 nm process was estimated
to 400 µW by compensating for the differences in resolution, sampling fre-
quency and technology node as shown in equation (5.1). This value is in line
with similar work done at the department, and is therefore assumed to be a
realistic estimate.
Pdigital ≈ 1.7 mW ·
(
12
10
)(
200 MSps
100 MSps
)(
28 nm
90 nm
)2
≈ 400µW (5.1)
With the digital logic included the total power of the design equals 1.77 mW.
Figure 5.3b displays the distribution of power in the design.
5.4 Robustness
In previous sections the performance has been verified for the operating point
the ADC was designed for. Real data converters need to be robust, meaning
that they are able to withstand some variations in the operating conditions.
This section describes this additional testing of the design.
5.4.1 Temperature
The effect of extreme temperatures on the SAR ADC performance was inves-
tigated. Simulated SNDR for -20◦C, room temperature and 100◦C are listed
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in table 5.1. The performance is degraded as the temperature increases, partly
because of the increase in kT/C noise and partly because of increased switch
resistance.
Temperature [◦C] SNDR [dB]
-20 66
27 64.8
100 62.9
Table 5.1: SNDR for low and high temperatures.
5.4.2 Supply voltage
The sensitivity to variations in supply voltage was also investigated, see table
5.2. As the conductance of transistors depends on the voltage driving them
the performance is degraded as Vdd is reduced. Similarly, the performance is
improved for an increased supply voltage.
Vdd [V] SNDR [dB]
0.9 60.9
1.0 64.8
1.1 66.5
Table 5.2: Effects of Vdd variations on performance.
5.4.3 Common-mode voltage
Vcm was changed from its ideal value of 1/2Vref = 0.5 V. This makes "up" and
"down" transitions unequal causing the two top-plate voltages to converge
toward a another value than 0.5 V. In an ideal SAR ADC this is not an
issue since the differential architecture rejects the Vcm change, leaving the
differential output voltage unaffected. However, converging toward another
voltage can affect the performance of the comparator. A Vcm closer to Vref
makes "up" transitions smaller than "down" transitions in the DAC, causing
both top-plate voltages to move towards a lower value. Since these voltages
directly drive the input pair of the comparator the decision time increases,
potentially causing an incorrect decision. Figure 5.4 shows how the reduction
of the top-plate voltages causes a comparison error. The resulting performance
for different values of Vcm is presented in table 5.3.
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Figure 5.4: A transient simulation with Vcm = 0.6 V shows how the
top-plate voltages converge towards 0.4 V instead of the 0.5 V.
The comparator makes an error for one of the intermediate bits
causing the voltages to separate in the next clock cycle.
Vcm [V] SNDR [dB]
0.40 65.1
0.50 64.8
0.55 66.3
0.60 38.8
Table 5.3: Effects of Vcm variations on performance.
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5.4.4 Reference voltage
The effect of including non-ideal reference voltages Vref,p and Vref,n was exam-
ined. Figure 5.5a show the circuit which serve to limit the amount of current
that can be drawn from the ideal voltage sources. Simulations with different
values on the reference resistance Rref are displayed in figure 5.5b. Already
for low Rref values a degradation in SNDR can be observed.
Vref,p
Vref,n
100 pF
refR
refR
1V
gnd
(a) Circuit for simulating a non-ideal refer-
ence voltage.
Rref [Ω] SNDR [dB]
1 65.1
5 62.1
10 58.1
(b) SNDR for different values on the refer-
ence resistance.
Figure 5.5: Simulating a non-ideal reference voltage.
5.4.5 Source impedance
To test the requirements on the source impedance, resistors were put in series
with the input pins. Increasing the resistance caused some signal attenuation,
decreasing SNDR slightly.
Rin[Ω] SNDR [dB]
0 64.8
10 64.7
100 62.5
Table 5.4: Effects of source impedance on performance.
5.4.6 Sampling frequency
The presented SAR ADC was designed to operate at a sampling frequency fs
of 200 MSps which corresponds to the internal clock working at 2.6 GHz. This
high frequency gives a very short time for the DAC to settle and comparator
to make a decision. A good measure of design robustness is the ability to
operate at higher frequencies. The performance for different values on fs is
presented in figure 5.6.
SNDR is relatively constant for low frequencies and does not fall off until
around 300 MHz where the time for the comparator to make a decision starts
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Figure 5.6: SNDR versus sampling frequency.
becoming to short. For even higher sampling rates more and more incorrect
decisions are made and the performance continues to drop.
5.4.7 Process corners
Circuits implementing MOS transistors may run faster or slower depending on
variations in the fabrication process. Process corners represent the extremes
of these variations. A commonly used convention for naming process corners
is to denote the mobility of NMOS and PMOS transistors respectively. The
mobility can be either higher (fast corner) or lower (slow corner) than the
nominal case (typical corner). The results of simulating the fast-fast and
slow-slow corners can be seen in table 5.5 representing the scenarios where
both NMOS and PMOS are fast or slow. The presented data does not show
any significant variations in performance.
Process corner SNDR [dB]
fast-fast 64.7
typical-typical 64.8
slow-slow 65.1
Table 5.5: Simulated SNDR for different process corners.
5.5 Input signal variations
5.5.1 Amplitude
The response to variation of the input signal amplitude is presented in fig-
ure 5.7. The amplitude sweep ranges from 1 mV to 1.1 V with SNDR peaking
close to full-scale. For amplitudes above full-scale, SNDR can be seen to drop
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drastically. This is due to clipping distortion in internal node(s). It is also
seen that the SNDR increases by 1 dB/dB of input amplitude as expected,
since the noise level is roughly constant as the signal varies.
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Figure 5.7: SNDR versus the input amplitude expressed in decibels
relative to full-scale.
5.5.2 Frequency
The performance for input frequencies other than the operating point were
simulated as seen in figure 5.8. To avoid clipping of the output signal, the
input amplitude was decreased slightly from full-scale (1 V) to 0.95 V. The
simulation shows that SNDR is degraded with increasing input frequency. As
the frequency increases, it gets more difficult for the top-plate voltages to
follow the quickly changing input signal during the sampling phase.
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Figure 5.8: SNDR versus input frequency.
5.6 Circuit area
After a circuit has been implemented and the performance is tested, the next
step in the design process is to make a layout of the design. In a layout the
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components are represented by two-dimensional geometric shapes which cor-
respond to the metal, oxide and semiconductor layers that make a real circuit.
The creation of a layout is a crucial step in the design process as it introduces
new limitations related to the fabrication. As the scope of this project reaches
as far as verification of pre-layout performance this step was not included
in the design work. However, a rough estimation of the different blocks was
made to illustrate the area distribution by generating a simple layout from the
schematics using the standard cells for transistors and capacitors provided by
the PDK. The resulting total area was 0.03 mm2 with the distribution as seen
in figure 5.9.
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Figure 5.9: Estimated area distribution of the SAR ADC.
The biggest contributor is the capacitors in the DAC which takes 72 % of
the total area. One straightforward way of reducing this area is to decrease
the size of unit capacitors by creating a custom layout. The switches occupy
13 % of the total area. Estimation of the digital logic area was made from a
literature study of similar work. The SAR ADC in [17] presents a comparable
digital block which therefore can serve as an rough estimate on the logic area
in this work. The presented data suggest that the digital logic would take up
12 % of the area.
5.7 Comparison with state-of-the-art ADCs
To evaluate how well the design compares to state-of-the-art ADCs, it was
simulated with an input signal at the Nyquist frequency fny=100 MHz which
is the standard for calculating FOMS in the previously mentioned survey [3].
The resulting SNDR equals 69.5 dB and the total power consumption was
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1.9 mW. FOMS was calculated to 176.6 dB at fs,ny=200 MHz, see figure 5.10.
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Figure 5.10: Simulated data for the designed SAR ADC in comparison
with state-of-the-art ADCs.
The simulated performance of the designed ADC is summarized and com-
pared to other similar SAR ADCs in table 5.6. I should be noted that the
converters used for comparison present measured data while this work present
simulated data.
Shen [18] Zhou [19] Inerfield [20] This work
Architecture Pipelined SAR Pipelined SAR SAR SAR
Technology 65 nm bulk 40 nm bulk 28 nm bulk 28 nm FDSOI
Resolution (bits) 12 12 15 12
Sample rate (MS/s) 100 160 100 200
Input freq. (MHz) 49.1 5 50 100
SNDR (dB) 69.4 66.7 67.1 69.5
Power (mW) 8.6 5.0 8.0 1.9
FOMS (dB) 170.0 159.7 169.0 176.6
Area (mm2) N/A 0.04 0.10 0.03 *
Table 5.6: Performance summary and comparison. (* Estimated)
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Discussion
The simulation time could be reduced from a couple of hours to a few minutes
by replacing all but the component of interest by ideal high-level models. The
final design included a majority of effects present in a real circuit. Some details
not included in the models were jitter noise and additional parasitics extracted
from a layout.
In order to increase the yield and have a larger margin for additional effects
degrading performance the matching could be improved by using a slightly
larger Cu. The mismatch σ0C0 is reduced to approximately 1 % by increasing
the width and spacing of capacitor fingers, resulting in a Cu of 2 fF. Another
approach for reducing the effects of capacitor mismatch is using some form of
calibration or digital error correction.
Simulations with implemented switches and ideal comparator gave an
SNDR equal around 65 dB and with the latched comparator and ideal switches
the SNDR exceeded 68 dB. The limiting factor in the final design is there-
fore the switch linearity. Since the distortion introduced by switches dominates
not much can be gained from improving other components, e.g. reducing com-
parator noise. This would only increase the total power without significantly
improving performance.
In contrast to the sources of noise and distortion, the power consump-
tion within the ADC (switches, comparator, digital logic, capacitor switch-
ing) is approximately evenly distributed. This means that a large reduction
of power is difficult since several parts of the design have to be improved. The
switches are already limiting dynamic performance and can therefore not be
scaled down further. The switching power depends on the size of Cu which
cannot be decreased since capacitor matching must be maintained. Disregard-
ing the digital logic not implemented the best strategy for reducing power is
by altering the comparator design. As switches are the limiting factor it is
possible to trade a slight noise increase for a reduction in power without a
large effect on performance.
TheMCS technique proved to be a good alternative to conventional SAR
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technology. The main advantages are the reductions in both switching power
and area. Another benefit is that the input voltage is sampled directly onto
the two top-plate nodes, requiring only two bootstrapped switches instead of
one for each capacitor. There are many alternative methods for decreasing
power. Articles about other switching procedures found in literature claim
reduction of switching power with more than 90 % compared to the conven-
tional method. However, many of them require more complicated logic or an
increased number of switches, making them less practical to implement com-
pared to the relatively simple method used in this project. Another common
way to reduce power is to split the capacitive array into two or more binary-
scaled sections separated by attenuation capacitor in series [2, p.184]. This
decreases the total number of unit capacitors but the matching requirement
of the attenuation capacitors is highly critical for DAC linearity.
The requirements on the reference voltage are strict because of the
large capacitance that has to be charged. The resistance of the reference net
is most critical for the largest capacitors as a larger amount of current has to
be supplied. The MCS-based architecture is less demanding compared to a
conventional SAR ADC due to the more efficient switching method. Another
advantage is that the largest capacitance in the binary-scaled array is only half
as large, assuming kT/C noise is not a limiting factor. The reduced current
from Vref leads to less voltage ripple on the reference voltage. Thus, MCS can
tolerate a higher resistance on Vref than the conventional SAR ADC.
Simulations show that the sampling frequency could be increased to
around 300 MSps, which is a sign of a reliable design. For the ADC to work
the DAC has to be fast enough to settle before the comparator makes the
decision. The comparator must also be fast enough to make a decision before
the register is updated. Since the time allocated for each of them depends
on the sampling frequency the preserved functionality at 50 % higher sam-
pling frequency suggests that there is a sufficient margin at normal operating
conditions.
The implementation of the register did not fit in the scope of this project
as the work was focused on core aspects (DAC, comparator) of the ADC.
Future work includes designing this digital block. Additional non-idealities
such as wire parasitics can be included in the simulations by creating a layout
of the design.
Future work could also include improved versions of the switches and com-
parator. A large performance improvement could be gained by using a more
sophisticated bootstrap implementation, for example with compensation of
bulk effects. Improving the comparator design to reduce Vcm sensitivity is
also of interest.
Chapter7
Conclusion
A 12-bit 200 MSps successive approximation register analog-to-digital con-
verter was successfully implemented. Pre-layout simulations show that the
design dissipates 1.8 mW achieving an SNDR of 64.8 dB for a 800 MHz input
signal, fulfilling the requirements on an effective resolution of 10 bits. With
an input signal at the Nyquist frequency the design achieves an SNDR of 69.5
dB while dissipating 1.9 mW. Schreiers figure of merit is calculated to 176.6
dB at the Nyquist frequency, which is comparable with state-of-the-art ADC
considering the presented data are simulated values.
The merged capacitor switching procedure used proved to be a power-
efficient alternative to the conventional method. MCS reduces the number
of unit capacitors by half and simulations show that the switching power is
drastically reduced. This motivates MCS as a promising alternative for future
ADC implementations.
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List of acronyms
ADC Analog-to-digital converter
BW Bandwidth
CMOS Complementary metal-oxide-semiconductor
DAC Digital-to-analog converter
ENOB Effective number of bits
FOM Figure-of-merit
FFT Fast Fourier transform
INL Integral non-linearity
LSB Least significant bit
MCS Merged capacitor switching
MIM Metal-insulator-metal
MOM Metal-oxide-metal
MOSFET Metal-oxide-semiconductor field-effect transistor
MSB Most significant bit
MSps Megasamples per second
NMOS N-type metal-oxide-semiconductor
PMOS P-type metal-oxide-semiconductor
PDK Process design kit
PVT Process, Voltage, Temperature
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62 List of acronyms
S&H Sample-and-hold
SAR Successive approximation register
SFDR Spurious-free dynamic range
SINAD Signal-to-noise and distortion ratio. See also SNDR
SNDR Signal-to-noise and distortion ratio. See also SINAD
SNR Signal-to-noise ratio
SR Set-reset
AppendixB
Source code
B.1 Verilog-A model of capacitor with mismatch
// Veri logA fo r xjob_models , cap_spread , v e r i l o g a
// Normally d i s t r i b u t e d capac i tance wi th s p e c i f i e d s tandard
d e v i a t i on ’ sigma ’
‘ include " cons tant s . vams"
‘ include " d i s c i p l i n e s . vams"
module cap_Gauss (p , n) ;
parameter real Cu = 0 ;
parameter integer mu l t i p l i e r = 1 ;
parameter real mismatch = 0 ; // Re l a t i v e un i t cap mismatch [%]
(∗ cds_inherited_parameter ∗)parameter real random = 0 ;
real sigma , C;
inout p , n ;
e l e c t r i c a l p , n ;
analog begin
@( i n i t i a l_ s t e p ) begin
sigma = sq r t ( mu l t i p l i e r ) ∗Cu∗mismatch ;
C = mu l t i p l i e r ∗Cu + sigma∗random ; // Gaussian d i s t r i b u t i o n
$s t robe ( "Cu␣=␣%g , ␣ mu l t i p l i e r ␣=␣%g , ␣mismatch␣=␣%g , ␣random␣=␣%
g , ␣ sigma␣=␣%g , ␣C␣=␣%g" ,Cu, mu l t i p l i e r , mismatch , random , sigma ,C) ;
end
I (p , n ) <+ C∗ddt (V(p , n) ) ;
end
endmodule
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B.2 Spectre model file for the capacitor model
s imu la tor lang=spe c t r e
parameters random=0
s t a t i s t i c s {
mismatch {
vary random d i s t=gauss std=1
}
}
B.3 Verilog-A model of comparator
// Comparator
// Models gauss ian no i se and comparator o f f s e t .
//
// Note :
// Latch regenera t i on time becomes a s i g n a l dependent de lay i f
parameter la tch_tau i s s p e c i f i e d , o the rw i s e td i s used as a
cons tant l a t c h de lay .
‘ include " cons tant s . vams"
‘ include " d i s c i p l i n e s . vams"
‘define clk_per 4e−9 // Clock per iod . Used to d i s p l a y warning
error o f r egenera t i on time becomes too l a r g e .
module comparator ( din_p , din_m , dout_p , dout_m , clk , vdd , vss ,
nbulk , pbulk ) ;
input din_p , din_m , c l k ;
output dout_p , dout_m ;
inout vdd , vss , nbulk , pbulk ;
e l e c t r i c a l din_p , din_m , dout_p , dout_m , clk , vdd , vss , nbulk ,
pbulk ;
parameter real td = 25p ;
parameter real t t = 50p ;
parameter real vth = 0 . 5 ;
parameter real vhigh = 1 . 0 ;
parameter integer t r igger_edge = 1 ; // +1=r i s i n g edge , −1= f a l l i n g
edge
parameter real vos = 0 ; // O f f s e t v o l t a g e [V]
parameter real noise_rms = 0 ; // Input no i se v o l t a g e rms ( s t d
dev ) [V]
parameter real latch_tau = 0 ; // Time cons tant f o r
r e g ene r a t i v e l a t c h [ s ] (~gm/Cload ) . Disab l ed i f zero .
parameter real latch_v = 10e−3; // Desired l a t c h output v o l t a g e
[V] . Required to c a l c u l a t e l a t c h time .
// Assume tha t 10mV output from l a t c h i s s u f f i c i e n t f o r preced ing
c i r c u i t s to amp l i f y i n t o r a i l−to−r a i l and d e t e c t a 0/1.
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real xp , xn , vnoise , vs ig , rt ime ;
// xp , xn i n t e r n a l v a r i a b l e s f o r output s t a t e .
// vno i se i n t e r n a l v a r i a b l e f o r output Gaussian no i se .
// v s i g i n t e r n a l v a r i a b l e f o r d i f f e r e n t i a l inpu t s i g n a l + noi se +
o f f s e t .
// rt ime regenera t i on time o f l a t c h .
integer seed ;
analog begin
@( i n i t i a l_ s t e p ) begin
xp=0;
xn=0;
end // i n i t i a l
@( c r o s s (V( c l k )−vth , t r igger_edge ) ) begin
vno i s e = noise_rms∗ $rdist_normal (1 , 0 , 1) ; // Gaussian no i se
v s i g = V(din_p , din_m) + vno i s e + vos ; // Add no i se and o f f s e t
xp=0;
xn=0;
i f ( v s i g > 0) begin
xp=1;
xn=0;
end else begin
xp=0;
xn=1;
end
i f ( latch_tau > 0) begin
rt ime = latch_tau ∗ ln ( latch_v/abs ( v s i g ) ) ;
end else begin
rt ime = td ; // Disab l e r egenera t i on time c a l c u l a t i o n and have
a f i x e d comparator de lay s p e c i f i e d by td .
end
i f ( rt ime <= 0) // Negat ive de l a y s not r e a l i s t i c . Occurs when
vs i g>latch_v .
rt ime = 0 ;
i f ( rt ime > ‘c lk_per ) //Regenerat ion l onger than c l o c k per iod
$s t robe ( "Warning ! ␣Regenerat ion ␣ time : ␣%g\n" , rt ime ) ;
end //end cros s
V(dout_p) <+ t r a n s i t i o n (xp ∗ vhigh , rtime , tt , t t ) ;
V(dout_m) <+ t r a n s i t i o n ( xn ∗ vhigh , rtime , tt , t t ) ;
end // analog
endmodule
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B.4 Verilog-A model of successive approximation register for
MCS procedure
// Succe s s i v e approximation r e g i s t e r f o r n−b i t s
// n+1 s t a t e s : LSB+sampling+output , MSB, MSB−1 , . . . , LSB+1
//
// The word from ( prev ious ) n−b i t convers ion i s outputed at
sampling phase .
//
// Operation o f comparator in SAR: Vin>Vref /x? : cmp_value=1/0
‘ include " cons tant s . vams"
‘ include " d i s c i p l i n e s . vams"
‘define BITS 12 // Number o f ADC b i t s
module sar_MCSreg12 ( c lk , cmp_value , d , smp , b , d_bar , c ) ;
input c lk , cmp_value ;
output [ ‘BITS−1:1 ] d ; //DAC con t r o l
output [ ‘BITS−1:1 ] d_bar ; // Inver se o f d ( excep t during sampling )
output [ ‘BITS−1:1 ] c ; //Extra DAC con t r o l ( connect to Vcm)
output [ ‘BITS−1:0 ] b ; //Word output
output smp ;
e l e c t r i c a l c lk , cmp_value , smp ;
e l e c t r i c a l [ ‘BITS−1:1 ] d ;
e l e c t r i c a l [ ‘BITS−1:1 ] d_bar ;
e l e c t r i c a l [ ‘BITS−1:1 ] c ;
e l e c t r i c a l [ ‘BITS−1:0 ] b ;
parameter real vth = 0 . 5 ;
parameter real vhigh = 1 . 0 ;
parameter integer t r igger_edge =1; //+1 r i s i n g edge | | −1 f a l l i n g
edge
parameter real t r = 50p ;
integer i_d [ ‘BITS −1 : 1 ] ;
integer i_b [ ‘BITS −1 : 0 ] ;
integer i_c [ ‘BITS −1 : 1 ] ;
integer s ta te , value , i_smp ;
genvar i ;
analog begin
@( i n i t i a l_ s t e p ) begin //Setup
s t a t e =0;
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i_smp=0;
for ( i = ‘BITS−1; i >=0; i = i −1) begin
i_b [ i ] = 0 ;
end
for ( i=‘BITS−1; i >=1; i = i −1) begin
i_c [ i ] = 1 ;
i_d [ i ] = 0 ;
end
end
// Sequen t i a l p roces s . Ris ing c l o c k edge .
//Comparator output from prev ious c l o c k per iod determines DAC
va lue .
@ ( c r o s s (V( c l k ) − vth , t r igger_edge ) ) begin
i f ( s t a t e==0) begin // Do f i n a l comparison and wr i t e output
data , Reset , Sample
i f (V( cmp_value )>vth ) begin // Determine LSB
i_b [ 0 ] = 1 ;
end else begin
i_b [ 0 ] = 0 ;
end
for ( i = ‘BITS−1; i >=1; i = i −1) begin //Update output b
from d
i_b [ i ] = i_d [ i ] ;
end
for ( i = ‘BITS−1; i >=1; i = i −1) begin //Reset d and
connect bottom p l a t e s to vcm
i_d [ i ] = 0 ;
i_c [ i ]=1;
end
i_smp = 1 ; // sample
end else i f ( s t a t e==1) begin
i_smp = 0 ;
end else i f ( ( s ta te >1) && ( state<=‘BITS ) ) begin
i f (V( cmp_value )>vth ) begin // Determine MSB to second l a s t
b i t from prev . DAC word .
i_d [ ‘BITS−s t a t e +1] = 1 ;
end else begin
i_d [ ‘BITS−s t a t e +1] = 0 ;
end
i_c [ ‘BITS−s t a t e +1]=0;
end
s t a t e = s t a t e +1;
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i f ( s ta te>‘BITS ) begin
s t a t e = 0 ;
end
end
//Write s i g n a l s ( con t inuous l y )
for ( i = ‘BITS−1; i >=1; i = i −1) begin
V( c [ i ] ) <+ t r a n s i t i o n ( i_c [ i ] , 0 , tr , 1p) ; // Longer r i s e
time f o r non−ove r l app ing c l o c k c y c l e s
V(d [ i ] ) <+ t r a n s i t i o n ( ( i_d [ i ]&&! i_c [ i ] ) , 0 , tr , 1p) ;
V(d_bar [ i ] ) <+ t r a n s i t i o n ( ( ! i_d [ i ]&&! i_c [ i ] ) , 0 , tr , 1p) ;
end
for ( i = ‘BITS−1; i >=0; i = i −1) begin
V(b [ i ] ) <+ t r a n s i t i o n ( i_b [ i ] , 0 , 10p) ;
end
V(smp) <+ t r a n s i t i o n ( i_smp , 0 , 1p , 1p) ;
end
endmodule
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